SL91MD1 Is Huawei OptiX RTN 900 Series 32 Port IDU Board
The MD1 is a 32xSmart E1 service processing board
The functional version of the MD1 is SL91.
ML1/MD1 boards transmit E1 services on OptiX RTN 950 NEs that transmit E1-carried ATM/CES services in PWE3 mode. The selection of boards depends on desired port quantities.
The ML1/MD1 board is used to:
An MD1 receives and transmits 32 channels of E1 signals.
There are indicators and E1 ports on the front panel of the ML1/MD1.
The ML1/MD1 can be inserted in Slots 1-6, which have consistent logical slot numbers on the NMS.
The port impedance of the ML1/MD1 can be identified by the board feature code of the bar code. A board feature code refers to the number next to the board name in a bar code.
Function and Feature |
Description |
||
ML1 |
MD1 |
||
Basic functions |
Receives and transmits E1 signals, and supports flexible E1 service type configuration. |
||
E1 service type |
|
||
Port specifications |
75-ohm/120-ohm E1 port |
16 |
32 |
Fractional E1 |
Supports transparent service transmission at the rate of 64 kbit/s. |
||
ATM/IMA |
Maximum number of ATM services |
64 |
|
Maximum number of ATM connections |
256 |
||
ATM traffic management |
Supported |
||
ATM encapsulation mode |
|
||
Maximum number of concatenated ATM cells |
31 |
||
ATM OAM |
Supports F4 OAM (VP level) and F5 OAM (VC level), including the following functions:
|
||
Maximum number of IMA groups |
16 |
32 |
|
Maximum number of members in an IMA group |
16 |
||
CES |
Number of services |
16 |
32 |
Encapsulation mode |
|
||
Service type |
P2P services |
||
Idle timeslot compression |
Supported only in CESoPSN mode |
||
Jitter compensation buffering time (µs) |
375 to 16000 |
||
Packet loading time (µs) |
125 to 5000 |
||
CES ACR |
Supported |
||
Retiming |
Supported |
||
MLPPP |
MLPPP link type |
E1 |
|
Maximum number of PPP links |
16 |
32 |
|
Maximum number of MLPPP groups |
8 |
16 |
|
Maximum number of links in an MLPPP group |
16 |
||
Anti-theft |
Supported |
||
Clock |
Clock source |
Allows a tributary clock source to be extracted from the first or fifth channel of E1 signals. |
|
Clock protection |
Protection based on clock source priorities |
||
E1 retiming |
Supported |
||
O&M |
Loopback |
|
|
Warm reset and cold reset |
Supported |
||
PRBS test at E1 ports |
Supported |
||
Query of board manufacturing information |
Supported |
||
Query of board power consumption |
Supported |